[1] Xue Ye, Hu Aiqun,. Optimized SHA-1 hash function implemented on FPGA [J]. Journal of Southeast University (English Edition), 2014, 30 (1): 13-16. [doi:10.3969/j.issn.1003-7985.2014.01.003]

Copy

Optimized SHA-1 hash function implemented on FPGA()

Share：

Journal of Southeast University (English Edition)[ISSN:1003-7985/CN:32-1325/N]

Volumn:

30

Issue:

2014 1

Page:

13-16

Research Field:

Computer Science and Engineering

Publishing date:

2014-03-31

Info

Title:

Optimized SHA-1 hash function implemented on FPGA

Author(s):

Xue Ye;  Hu Aiqun

Research Center of Information Security, Southeast University, Nanjing 211189, China

Keywords:

SHA-1;  hash function;  loop unfolding;  pre-processing;  FPGA

PACS:

TP30

DOI:

10.3969/j.issn.1003-7985.2014.01.003

Abstract:

In order to meet the needs of higher operation speed and lower energy consumption, an optimized SHA-1 algorithm is proposed. It combines two methods: loop-unfolding and pre-processing. In the process, intermediate variables are introduced in the iterations and pre-calculated, so that the original single-threading operation can perform in a multi-threading way. This optimized algorithm exploits parallelism to shorten the critical path for hash operations. And the cycles of the original algorithm are reduced from 80 to 41, which greatly improves the operation speed. Therefore, the shortened iterations of the optimized design require a smaller amount of hardware resource, thus achieving a lower energy consumption. The optimized algorithm is implemented on FPGA(field programmable gate array). It can achieve a throughput rate of 1.2 Gbit/s with the maximum clock frequency of 91 MHz, reaching a fair balance between operation speed and throughput rate. The simulation results show that, compared with other optimized SHA-1 algorithms, this algorithm obtains higher operation speed and throughput rate without compromising the security of the original SHA-1 algorithm.

References:

[1] Yiakoumis I I, Papadonikolakis M E, Michail H E, et al. Maximizing the hash function of authentication codes [J]. IEEE Potentials, 2006, 25(2): 9-12.
[2] Wang Xiaoyun, Yin Yiqun Lisa, Yu Hongbo. Finding collisions in the full SHA-1[C]//25th Annual International Cryptology Conference. Santa Barbara, CA, USA, 2005: 1-16.
[3] Michail H, Goutis C. Holistic methodology for designing ultra high-speed SHA-1 hashing cryptographic module in hardware [C]//IEEE International Conference on Electron Devices and Solid-State Circuits. Hong Kong, China, 2008.
[4] Lee Y K, Chan H, Verbauwhede I. Throughput optimized SHA-1 architecture using unfolding transformation [C]//IEEE 17th International Conference on Application-specific Systems, Architectures and Processors. Steamboat Springs, CO, USA, 2006: 354-359
[5] Lee E H, Lee J H, Park Ⅱ H, et al. Implementation of high-speed SHA-1 architecture[J]. IEICE Electronics Express, 2009, 6(16): 1174-1179.
[6] Jung E G, Han D, Lee J G. Low area and high speed SHA-1 implementation [C]//SoC Design Conference. Jeju, Republic of Korea, 2011: 365-367.
[7] Kim J-W, Lee H-U, Won Y. Design for high throughput SHA-1 hash function on FPGA [C]//Fourth International Conference on Ubiquitous and Future Networks. Phuket, Thailand, 2012: 403-404.
[8] Michail H E, Kakarountas A P, Milidonis A S, et al. A top-down design methodology for ultrahigh-performance hashing cores [J]. IEEE Transactions on Dependable and Secure Computing, 2009, 6(4): 255-268.
[9] Jiang L H, Wang Y L, Zhao Q X, et al. Ultra high throughput architectures for SHA-1 hash algorithm on FPGA [C]//Computational Intelligence and Software Engineering. Wuhan, China, 2009.
[10] Nakajima J, Matsui M. Performance analysis and parallel implementation of dedicated hash functions[J]. IEICE Trans Fund Electron Commun Comput Sci, 2003, E86-A(1): 54-63.
[11] Hodjat A, Verbauwhede I. A 21.54 Gbits/s fully pipelined AES processor on FPGA[C]//Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. Napa, CA, USA, 2004: 308-309.
[12] Wang Z Q, Cao L S. Implementation and comparison of two hash algorithms [C]//Fifth International Conference on Digital Object Identifier. Shiyan, China, 2013: 721-725.
[13] Ratna P, Agung A, Purnamasari P D, et al. QiR(quality in research), analysis and comparison of MD5 and SHA-1 algorithm implementation in Simple-O authentication based security system [C]//International Conference on Digital Object Identifier. Yogyakarta, Indonesia, 2013: 99-104.

Memo

Memo:

Biographies: Xue Ye(1989—), female, graduate; Hu Aiqun(corresponding author), male, doctor, professor, aqhu@seu.edu.cn.
Foundation items: The Project of Wireless Intelligence Terminal Inspection Services(No.6704000084), the Special Program of the National Development and Reform Committee.
Citation: Xue Ye, Hu Aiqun. Optimized SHA-1 hash function implemented on FPGA[J].Journal of Southeast University(English Edition), 2014, 30(1):13-16.[doi:10.3969/j.issn.1003-7985.2014.01.003]

Common functions