|Table of Contents|

[1] Ni Tianming, Liang Huaguo, Nie Mu, et al. An optimal stacking order for mid-bond testing cost reductionof 3D IC [J]. Journal of Southeast University (English Edition), 2018, 34 (2): 166-172. [doi:10.3969/j.issn.1003-7985.2018.02.004]
Copy

An optimal stacking order for mid-bond testing cost reductionof 3D IC()
Share：

Journal of Southeast University (English Edition)[ISSN:1003-7985/CN:32-1325/N]

Volumn:
34
Issue:
2018 2
Page:
166-172
Research Field:
Computer Science and Engineering
Publishing date:
2018-06-20

Info

Title:
An optimal stacking order for mid-bond testing cost reductionof 3D IC
Author(s):
Ni Tianming1;  2;  Liang Huaguo1;  Nie Mu3;  Bian Jingchang1 Huang Zhengfeng1;  Xu Xiumin1;  Fang Xiangsheng3
1 School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei 230009, China
2Department of Electronic Information and Electrical Engineering, Hefei University, Hefei 230601, China
3School of Computer and Information, Hefei University of Technology, Hefei 230009, China
Keywords:
three-dimensional integrated circuit(3D IC);  mid-bond test cost;  stacking order;  sequential stacking;  failed bonding
PACS:
TP306
DOI:
10.3969/j.issn.1003-7985.2018.02.004
Abstract:
In order to solve the problem that the testing cost of the three-dimensional integrated circuit(3D IC)is too high, an optimal stacking order scheme is proposed to reduce the mid-bond test cost. A new testing model is built with the general consideration of both the test time for automatic test equipment(ATE)and manufacturing failure factors. An algorithm for testing cost and testing order optimization is proposed, and the minimum testing cost and optimized stacking order can be carried out by taking testing bandwidth and testing power as constraints. To prove the influence of the optimal stacking order on testing costs, two baselines stacked in sequential either in pyramid type or in inverted pyramid type are compared. Based on the benchmarks from ITC’02, experimental results show that for a 5-layer 3D IC, under different constraints, the optimal stacking order can reduce the test costs on average by 13% and 62%, respectively, compared to the pyramid type and inverted pyramid type. Furthermore, with the increase of the stack size, the test costs of the optimized stack order can be decreased.

References:

[1] Agrawal M, Chakrabarty K. Test-cost modeling and optimal test-flow selection of 3D-stacked ICs [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015, 34(9):1523-1536.
[2] Agrawal M, Chakrabarty K. Test-cost optimization and test-flow selection for 3D-stacked ICs [C]//2013 IEEE 31st VLSI Test Symposium (VTS). Berkeley, CA, USA, 2013:1-6. DOI:10.1109/vts.2013.6548941.
[3] Taouil M, Hamdioui S. Test impact on the overall die-to-wafer 3D stacked IC cost [J]. Journal of Electronic Testing, 2012, 28(1):15-25.
[4] Taouil M, Hamdioui S. Stacking order impact on overall 3D die-to-wafer stacked-IC cost [C]// IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems. Cottbus, Germany, 2011:335-340.
[5] Liang H G, Chang H. Optimized mid-bond order for 3D stacked ICs considering failed bonding [J]. Chinese Journal of Electronics, 2015, 24(2):223-228. DOI:10.1049/cje.2015.04.001. (in Chinese)
[6] Koren I, Koren Z. Defect tolerance in VLSI circuits: Techniques and yield analysis [J]. Proceedings of the IEEE, 1998, 86(9):1819-1838. DOI:10.1109/5.705525.
[7] Chen Y, Niu D, Xie Y.Cost-effective integration of three-dimensional ICs emphasizing testing cost analysis [C]// IEEE International Conference on Computer-Aided Design. San Jose, CA, USA, 2010: 471-476.
[8] Deng Y D, Maly W P. 2.5-dimensional VLSI system integration [J]. IEEE Transactions on Very Large Scale Integration Systems, 2005, 13(6):668–677.
[9] Krishnendu C. ITC’02 SOC test benchmarks [EB/OL].(2008-08-22)[2017-05-20]. http://itc02socbenchm.pratt.duke.edu.
[10] Hsu C Y, Kuo C Y, et al. 3D IC test scheduling using simulated annealing [C]// International Symposium on VLSI Design, Automation, and Test. Hsinchu, China, 2012:1-4.
[11] Jiang L, Xu Q. Yield and reliability enhancement for 3D ICs: Dissertation summary: IEEE TTTC E.J. McCluskey doctoral thesis award competition finalist [C]// IEEE International Test Conference. Anaheim, CA, USA, 2015:1-11. DOI:10.1109/test.2015.7342423.
[12] Cadix L. Lifting the veil on silicon interposer pricing [EB/OL].(2012-12)[2017-05-20]. http://electroiq.com/blog/articles/2012/12/lifting-the-veil-on-silicon-interposer-pricing/.
[13] Wang R, Chakrabarty K, Bhawmik S. Interconnect testing and test-path scheduling for interposer-based 2.5-D ICs [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015, 34(1):136-149.DOI: 10.1109/TCAD.2014.2365097.

Memo

Memo:
Biographies: Ni Tianming( 1991— ), male, Ph.D. candidate; Liang Huaguo(corresponding author), male, professor, huagulg@hfut.edu.cn.
Foundation items: The National Natural Science Foundation of China( No.61674048, 61574052, 61474036, 61371025), the Project of Anhui Institute of Economics and Management(No.YJKT1417T01).
Citation: Ni Tianming, Liang Huaguo, Nie Mu, et al.An optimal stacking order for mid-bond testing cost reduction of 3D IC[J].Journal of Southeast University(English Edition), 2018, 34(2):166-172.DOI:10.3969/j.issn.1003-7985.2018.02.004.
Last Update: 2018-06-20