

An optimal stacking order for mid-bond testing cost reduction of 3D IC

Ni Tianming^{1,2} Liang Huaguo¹ Nie Mu³ Bian Jingchang¹
Huang Zhengfeng¹ Xu Xiumin¹ Fang Xiangsheng³

(¹ School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei 230009, China)

(² Department of Electronic Information and Electrical Engineering, Hefei University, Hefei 230601, China)

(³ School of Computer and Information, Hefei University of Technology, Hefei 230009, China)

Abstract: In order to solve the problem that the testing cost of the three-dimensional integrated circuit (3D IC) is too high, an optimal stacking order scheme is proposed to reduce the mid-bond test cost. A new testing model is built with the general consideration of both the test time for automatic test equipment (ATE) and manufacturing failure factors. An algorithm for testing cost and testing order optimization is proposed, and the minimum testing cost and optimized stacking order can be carried out by taking testing bandwidth and testing power as constraints. To prove the influence of the optimal stacking order on testing costs, two baselines stacked in sequential either in pyramid type or in inverted pyramid type are compared. Based on the benchmarks from ITC'02, experimental results show that for a 5-layer 3D IC, under different constraints, the optimal stacking order can reduce the test costs on average by 13% and 62%, respectively, compared to the pyramid type and inverted pyramid type. Furthermore, with the increase of the stack size, the test costs of the optimized stack order can be decreased.

Key words: three-dimensional integrated circuit (3D IC); mid-bond test cost; stacking order; sequential stacking; failed bonding

DOI: 10.3969/j.issn.1003-7985.2018.02.004

The advent of the three-dimensional integrated circuit (3D IC) technology has opened up the potential of highly improved circuit designs. Through-silicon vias (TSVs) enable the vertical integration of separate dies to form a single 3D chip. The TSV-based 3D stacking technology promises better performance, including a smaller footprint, higher bandwidth, lower power and higher interconnect density^[1-5].

However, the concern about the 3D IC test cost consti-

tutes one of the key showstoppers before the widespread industry adoption of 3D integration technology^[1-4]. Compared with 2D ICs, 3D stacking has a more complex process and test flows, such as pre-bond, post-bond, and partial stack (mid-bond) testing. Obviously, the choice of test flow (what to test and when to test) greatly affects test costs^[1-2].

Much research has been done on the 3D test cost^[1-5]. Taouil et al.^[3] analyzed the test cost modeling and the stacking order impact on overall 3D IC cost. Agrawal et al.^[1-2] established a systematic and comprehensive 3D IC test cost model considering optimal test flow selections. These studies all assumed that dies were stacked from bottom to up sequentially, and the impact of stacking order on testing cost was not clearly discussed. During the 3D stacking process, new types of defects were introduced due to wafer thinning, handling, alignment and bonding, which consequently brought about bonding failure. Faults introduced in later stacking stages impact the cost severely, since larger partial stacks have to be discarded if there is one defect in a die or TSV. Changing the order of stacking may reduce the overall cost. The stacking order during mid-bond testing was first proposed in Ref. [4]. However, the method does not discuss the failed bonding problem. In Ref. [5], we considered the failed bonding case and discussed the optimized mid-bond stacking order for failed area reduction. It decided the order in which the dies should be stacked, so as to increase the probability that a failed bonding will occur as early as possible in the mid-bond test, and it can save the unnecessary cost of processing the subsequent testing steps. However, it only takes into account the cost of bonding failure instead of the total testing costs, which includes test times for the ATE machine and cost for several discarded partial stacks. It may not be effective when it comes to total test cost reduction, since the bottom dies will be tested repeatedly many times, whose test cost cannot be ignored. In addition, it only considered a fixed size of layer stacking and stack yield, a systematic analysis of stacking order affects test cost was not explored.

Motivated by this, in this paper, the impact of different stacking orders on the 3D IC test cost for several stack

Received 2017-10-14, **Revised** 2018-01-29.

Biographies: Ni Tianming (1991—), male, Ph. D. candidate; Liang Huaguo (corresponding author), male, professor, huagulg@hfut.edu.cn.

Foundation items: The National Natural Science Foundation of China (No. 61674048, 61574052, 61474036, 61371025), the Project of Anhui Institute of Economics and Management (No. YJKT1417T01).

Citation: Ni Tianming, Liang Huaguo, Nie Mu, et al. An optimal stacking order for mid-bond testing cost reduction of 3D IC[J]. Journal of Southeast University (English Edition), 2018, 34(2): 166 – 172. DOI: 10.3969/j.issn.1003-7985.2018.02.004.

sizes and various conditions are investigated.

1 Models and Motivation

1.1 Yield modeling

The manufacturing yield of a single silicon die based on the compound Poisson model^[6] is

$$Y_{\text{die}} = 1 + \left(\frac{DA_{\text{die}}}{\alpha} \right)^{-\alpha} \infty \quad (1)$$

where D is the defect density; A_{die} is the die area; and α is the clustering parameter related to the technology and the design itself (e. g., circuit density and mask steps).

During die stacking, the assembly yield Y_{assembly} for each assembly (or stacking) step can be calculated as follows:

$$Y_{\text{assembly}} = Y_{\text{bonding}} Y_{\text{TSV}} \quad (2)$$

where Y_{bonding} is the bonding yield, and Y_{TSV} is the TSV yield. Currently, there is still no concrete model for Y_{bonding} that takes device failure caused by bonding into account and it is typically assumed to be a constant value of 95%^[7]. For Y_{TSV} , TSVs are vulnerable to various kinds of defects introduced during the fabrication and stacking process. Without redundancy, Y_{TSV} is

$$Y_{\text{TSV}} = (1 - f_{\text{TSV}})^{N_{\text{TSV}}} \quad (3)$$

where f_{TSV} is the TSV failure rate and N_{TSV} is the total number of TSVs.

According to the cumulative yield property^[8], the yield of the i -th partial stack $Y_{\text{ps}(i)}$ can be formulated as follows:

$$Y_{\text{ps}(i)} = Y_{\text{ps}(i-1)} Y_{\text{assembly}(i)} Y_{\text{die}(i)} \quad (4)$$

$$Y_{\text{ps}(1)} = Y_{\text{die}(1)} \quad (5)$$

where N is the number of layers in the 3D IC; $Y_{\text{ps}(i-1)}$ is the yield of partial stack $\text{PS}(i-1)$; and $Y_{\text{assembly}(i)}$ is the assembly yield for the i -th assembly process.

1.2 Test cost modeling

To evaluate the impact of different stack orders on the 3D IC test cost during bonding, an appropriate cost model is built. It considers the following three major parts.

Test time: Whether the dies in the stack are tested in parallel or sequentially may greatly affect the total test time of the whole stack.

Discarded die cost: If there is one defect in a die or TSV inside a partial stack, then the larger remaining partial stacks have to be discarded, resulting in discarded die loss.

Discarded TSV cost: Similar to the discarded die loss, once a defect occurs in a stack, then the stack has to be discarded, leading to die loss as well as TSV loss.

As mentioned above, the mid-bond testing cost of a 3D IC can be formulated as follows:

$$C = aT + bA_{\text{die}} + cN_{\text{TSV}} \quad (6)$$

where T is the test time for a stack; A_{die} is the area of the dies discarded; N_{TSV} is the number of TSV discarded due to failed bonding. The parameters a , b , and c are defined as

$$a = C_{\text{ATE}} \frac{1}{f} \quad (7)$$

$$b = C_{\text{die}} \quad (8)$$

$$c = C_{\text{TSV}} A_{\text{TSV}} \quad (9)$$

where C_{ATE} is the tester usage cost per second; f is the test frequency; C_{die} is the die cost per unit die area; C_{TSV} is the cost of TSV per unit area; and A_{TSV} is the area of a TSV.

1.3 Motivation

Most of the recent stacking operations use sequential methodology. Die 1 and die 2 are stacked and merged into a partial stack $\text{PS}(1, 2)$, and then die 3 is stacked on top of $\text{PS}(1, 2)$ to exert an incremental partial stack $\text{PS}(1, 2, 3)$ and so forth. However, this stacking method may result in relatively high test costs, since if a defect occurs in the previous partial stack, and then larger latter partial stacks will be discarded. In addition, the dies in bottom layers have to be tested repeatedly many times. Clearly, if the dies with lower test costs are bonded in bottom layers, then appropriate dies are selected for stacking on top of bottom layers successively, and in this way, the cost of discarded dies and TSVs may decrease. Moreover, a reasonable test schedule will also reduce the test time. Motivated by this idea, in this paper, the stacking order and the reasonable test schedule are analyzed and optimized to achieve the maximum test cost reduction.

2 Problem Statement

In this section, we formulate the optimization of test cost for mid-bond testing by selecting optimal stacking order. To make the problem more succinct, we assume that each layer only contains one hard core, which supplies the corresponding parameters, including test time, test pins, test power, die area and the number of TSVs needed for stacking. Now, we formulate the optimization problem for mid-bond testing as follows.

Problem 1 Test time optimization in mid-bond testing

- Given a stack of 3D IC containing N layers. For each layer $i \in N$, the layer's number corresponds to its stacking order in the chip (Layer 1 is the bottom layer; Layer 2 is on top of Layer 1 and so forth).

- Given a set of dies in a stack and each die's parameters, including the test length, test pin, test power, area and the number of TSVs needed.

• Given tsv_max , tam_max and $power_max$ as maximum available test elevators for each layer, test channels and power limits for mid-bond testing, respectively.

In order to minimize the total test time for mid-bond testing, an optimal test schedule is determined.

Note that during stacking, new defects may be involved, resulting in failed bonding, thus the partial stack may be discarded. As described before, different stack orders may consume different discarded costs due to failed bonding. Now, we consider the probability of failed bonding into optimization problem, since this factor influences the test cost of 3D ICs. On the other hand, the test cost may vary depending on different stacking orders, and the optimal stacking order will be determined by optimizing the test cost. We formulate the test cost optimization problem in mid-bond testing while considering the failed bonding case in the processes.

Problem 2 Test cost optimization in mid-bond testing

• Given a stack of 3D IC containing N layers. For each layer $i \in N$, the layer's number corresponds to its stacking order in the chip.

• Given a set of dies in a stack and each die's parameters, including the test length, test pin, test power, area and the number of TSVs required.

• Given tsv_max , tam_max and $power_max$ as the maximum available test elevators for each layer, test channels and power limits for mid-bond testing, respectively.

• Given a set of partial stack's yield Y_{ps} after each stacking step.

An optimal stacking order is determined so as to minimize the total test cost for mid-bond testing. Note that Problem 2 needs to consider the effect of stacking yield.

3 Optimization Scheme for Mid-Bond Test Cost

In this section, we propose our stacking order selection scheme to solve the problems described in the previous section. To figure out our scheme, we first give the meaning of the data type used in our algorithm, and then the detailed solutions for the above problems will be given.

3.1 Data type in our optimization algorithms

The parameters of each die or each partial stack will be stored in the data type as illustrated in Tab. 1. The first 6 parameters reflect the information of each die, and they will be used in Algorithm 1 for test time optimization. The latter 3 parameters, respectively, describe the test time, discarded die area, and the number of discarded TSVs of each partial stack, which will be used in Algorithm 2 for test cost optimization.

3.2 Algorithm 1 for test time optimization in mid-bond testing

Algorithm 1 is used to calculate the optimal test time of

Tab. 1 The data type for algorithm

Data	Meaning
$die_i.pin$	The TAM width of die i
$die_i.time$	The test time (length) of die i
$die_i.power$	The power of die i under test
$die_i.area$	The area of die i
$die_i.tsv$	The number of TSVs needed for die i
$die_i.use$	= 0, if die i is not under test; = 1, if die i is under test
$time_j$	The test time of partial stack j
$area_j$	The discarded die area of partial stack j
tsv_j	The number of discarded TSVs of partial stack j

partial stack $PS(j)$ for mid-bond testing. For a partial stack $PS(j)$ containing j layers, each layer is a die with its parameters including test length, test pin, test power, area and the number of TSVs needed, etc. In addition, the constraints of the maximum test elevators, TAM width and power available are also given. Note that the status of die under test is reflected by the variable $die_i.use$, which equals 1 when die i is under testing. Moreover, the optimal test schedule for a partial stack will be achieved by optimizing the test time.

Algorithm 1 Test time()

Input: Given a partial stack $PS(j)$ containing j layers, total TAM width available tam_max , upper limit for test power $power_max$, maximum test elevators between each two layers tsv_max , the parameters of each die;

Output: Optimal test time $time_j$ for partial stack j .

```

 $t = 0;$ 
 $tam = tam\_max;$ 
 $power = power\_max;$ 
 $tsv = tsv\_max;$ 
For  $i: = 1$  to  $j$  Do
    if ( $die\_i.pin \leq tam \ \&\& \ die\_i.power \ \&\& \ die\_i.use = 0$ ) Do
         $tam = tam - die\_i.pin;$ 
         $power = power - die\_i.power;$ 
         $tsv = tsv - die\_i.tsv;$ 
         $die\_i.use = 1;$ 
    if  $t < die\_i.time$  Do
         $t = die\_i.time$ 
    End if
End if
 $time\_j = time\_j + t;$ 
End for
For  $i: 1$  to  $j$  Do
     $die\_i.use = 0;$ 
End for;
Return  $time\_j;$ 

```

3.3 Algorithm 2 for test cost optimization in mid-bond testing

For a 3D IC containing N layers, there are various combinations of partial stacks. Due to failed bonding,

each partial stack may be faulty. If a fault occurs in partial stack $PS(j)$, the latter partial stacks by stacking dies on top of $PS(j)$ will also be faulty and should be discarded, leading to an increase of test cost. In this subsection, we solve the problem of test cost optimization in mid-bond testing. The optimal stacking order can be received by optimizing the test cost. Note that the yield $Y_{ps(j)}$ of a partial stack $PS(j)$ can be determined according to the yield modeling in Section 2, and the failed bonding possibility f_j for the j -th assembly process is equal to $1 - Y_{ps(j)}$.

First, we initialize the parameters of the yield model and cost model according to Section 2. Then, the cost ascending order of dies will be sorted by calculating the test cost of each die. Note that the bottom layer will be tested multiple times, and the latter partial stack testing will contain the testing for Layer 1, thus the lower cost for testing bottom layer means the lower cost for the entail stack. The die with the minimum test cost will be selected as the bottom-most one (Layer 1). After determining Layer 1 (also the partial stack $PS(1)$ in our scheme), the die stacking on top of Layer 1 will be selected by calculating the minimum test cost, and the cost for discarded dies due to failed bonding is considered. Note that Algorithm 1 for test time optimization is called for when calculating the test cost for a partial stack. Then, Layer 2 together with Layer 1 will form partial stack $PS(2)$ with its stack yield $Y_{ps(2)}$. Layer 3 is determined by calculating the test cost of $PS(3)$ in each combination and so forth. The test cost calculation is detailed in the pseudo code. Finally, the optimal stacking order is achieved with the minimum test costs.

Algorithm 2 Test cost()

Input: Given a 3D IC containing N layers, failed bonding possibility f_j ($= 1 - Y_{ps(j)}$) for the j -th stacking step, the parameters of each die;

Output: Optimal test cost C_{op} .

Initialize the parameters of the yield model and cost model; sorting dies in an ascending order of test cost and determine the bottom layer.

For stack j : = 1 to N Do

Test time()

For i : = 1 to j Do

area_ j = die_ i . area + f_j area_ j ;

tsv_ j = die_ i . tsv + f_j tsv_ j ;

End for

For j : = 1 to N Do

T : = T + time_ j ;

A_{die} : = A_{die} + area_ j ;

N_{TSV} : = N_{TSV} + tsv_ j ;

End for

C_{op} = aT + bA_{die} + cN_{TSV} ;

Obtain the optimal stacking order of each layer;

Return C_{op} ;

4 Experiments

In this section, we present the experimental results of the proposed optimal stacking order selection methods for test cost reduction. First of all, the experimental setup is presented. Then, the comparison of proposed stacking order and baselines are given, considering several constraints.

4.1 Experimental setup

We develop our experimental program via C++ and run the benchmarks on a 3.40 GHz Intel i7 processor with 16 GB RAM. All the programs are finished within only a few seconds. In order to demonstrate our optimization scheme, we use ITC'02 benchmark SoCs^[9] to realize our experiments as depicted in Tab. 2. As most of the benchmark circuits only have the test length information, we assume other information such as area and power. We use the estimation method proposed in Ref. [10]. The area of each core is computed by the summation of input pins, output pins, and scan cells, multiplied by an area density of 3.18×10^{-4} mm²/number, which is obtained by the average synthesis results of TSMC 180 nm technology. The test power is computed by the power density of 1.4 mW/mm², multiplied by the core area.

Tab. 2 Parameters for ITC'02 benchmarks

Die number	Die name	Test length / cycle	TAM width	Die area/ mm ²	Test power/ mW
1	d695	106 391	15	2.62	3.66
2	f2126	700 665	20	4.96	6.94
3	p22810	1 333 098	25	9.22	12.91
4	p93791	2 608 870	30	30.82	43.15
5	p34392	2 743 317	25	7.32	10.24

We assume a defect density of $D = 0.5$ defects/cm² and a defect clustering parameter $\alpha = 0.5$. Since there is still no concrete model for $Y_{bonding}$ that takes device failure caused by bonding into account and it is typically assumed to be a constant value, then for sake of simplicity, we can assume $Y_{bonding}$ to be 95%^[7]. We further assume that there are 1 000 TSVs with 200×10^{-6} defects implemented in this 3D IC, and then we can obtain the assembly yield of 77.8%^[11] in Eq. (2).

The frequency of the test clock is set to be a typical value of 10 MHz. Tab. 3 also lists the parameter values used in our test cost model, which are based on the published

Tab. 3 Parameters used in proposed test cost model

Parameters	Values
f /MHz	10
$C_{ATE}/(\$ \cdot s^{-1})$	0.23
$C_{TSV}/(\$ \cdot \mu m^{-2})$	1.4×10^{-9}
$A_{TSV}/\mu m^2$	10 000
$C_{die}/(\$ \cdot \mu m^{-2})$	4.24×10^{-8}

data in Refs. [12 – 13]. The parameter C_{ATE} is set to be 0.23 \$/s for a typical ATE usage. The parameter C_{die} is set to be 4.24×10^{-8} \$/ μm^2 and C_{TSV} is set to be 1.4×10^{-9} \$/ μm^2 for the manufacturing costs. In addition, the parameter A_{TSV} is set to be 10 000 μm^2 for a typical TSV pitch of 100 μm . To better prove the effectiveness of our proposed scheme in reducing test cost, we try to run our experiments under various conditions and circuits (see Fig. 1). Baseline 1 is in pyramid type with the stacking order in original sequence (die 1 is the bottom layer, namely Layer 1; die 2 is on top of die 1, namely Layer 2, and so forth). Baseline 2 is the reverse order of baseline 1. Then, we will vary the total number of TAM width, test power and the test elevators between each two layers for mid-bond testing. In addition, we will discuss the test cost of our proposed scheme, compared with the baselines. Some substitution words in these tables need to be explained. Baseline means the original stacking order in




Fig. 1 Baselines. (a) Baseline 1 in pyramid type; (b) Baseline 2 in reverse pyramid type

sequence (die i represents the i -th layer) . Proposed represents the optimal stacking order for test cost reduction proposed in this paper. tsv_max, tam_max and power_max represent the maximum test elevators between each two layers, the maximum TAM width and test power available during mid-bond testing. Besides, Ratio_i is the reduction percentage of total test costs, which can be obtained as follows:

$$\text{Ratio}_i = (\text{Baseline}_i - \text{Proposed}) / \text{Baseline}_i \quad (10)$$

4.2 Impact of TAM width

Tab. 4 presents our experimental results of the impact of TAM width on test cost compared with the baseline schemes in sequentially stacking. In order to analyze the impact of TAM width on total test cost, the variable tam_max , which means the maximum TAM width available, is set to be 35 to 105, the maximum number of test elevators (test TSVs) between each two layers tsv_max is set to be 100, and the maximum test power available power_max is set to be 80. Tab. 4 illustrates that compared with baseline 1, our proposed stack reordering scheme can reduce the test costs by around 13.33% at maximum and 12.92% more or less on average. Compared with baseline 2, the optimal order can save test costs by around 65.71% at maximum and 61.66% on average.

4.3 Impact of test TSV

Tab. 5 presents our experimental results of the impact of test TSV on testing costs compared with the baseline scheme in sequential stacking. In order to analyze the impact of test TSVs on total test costs, the variable tsv_max , which means the maximum test TSVs between each

Tab. 4 Comparisons between the optimized order and baselines by varying TAM width

Constraint			Baseline 1		Baseline 2		Proposed		Ratio/%	
tsv_max	power_max	tam_max	Order	Cost	Order	Cost	Order	Cost	1	2
100	80	35	1-2-3-4-5	1.843 76	5-4-3-2-1	2.625 39	1-2-3-5-4	1.620 50	12.11	62.01
100	80	45	1-2-3-4-5	1.797 87	5-4-3-2-1	2.609 27	1-2-3-5-4	1.574 60	12.42	65.71
100	80	55	1-2-3-4-5	1.725 76	5-4-3-2-1	2.427 94	1-2-3-5-4	1.502 50	12.94	61.59
100	80	65	1-2-3-4-5	1.720 87	5-4-3-2-1	2.382 48	1-2-3-5-4	1.497 60	12.97	59.09
100	80	75	1-2-3-4-5	1.707 20	5-4-3-2-1	2.382 48	1-2-3-5-4	1.483 93	13.08	60.55
100	80	85	1-2-3-4-5	1.692 65	5-4-3-2-1	2.381 16	1-2-3-5-4	1.466 94	13.33	62.32
100	80	95	1-2-3-4-5	1.690 21	5-4-3-2-1	2.381 16	1-2-3-5-4	1.466 94	13.21	62.32
100	80	105	1-2-3-4-5	1.676 54	5-4-3-2-1	2.321 16	1-2-3-5-4	1.453 27	13.32	59.72

Tab. 5 Comparisons between the optimized order and baselines by varying test TSVs

Constraint			Baseline 1		Baseline 2		Proposed		Ratio/%	
tsv_max	power_max	tam_max	Order	Cost	Order	Cost	Order	Cost	1	2
50	80	105	1-2-3-4-5	1.769 65	5-4-3-2-1	2.547 95	1-2-3-5-4	1.531 84	13.44	66.33
60	80	105	1-2-3-4-5	1.720 87	5-4-3-2-1	2.411 82	1-2-3-5-4	1.497 60	12.97	61.05
70	80	105	1-2-3-4-5	1.720 87	5-4-3-2-1	2.411 82	1-2-3-5-4	1.483 93	13.77	62.53
80	80	105	1-2-3-4-5	1.692 65	5-4-3-2-1	2.351 82	1-2-3-5-4	1.469 39	13.19	60.05
90	80	105	1-2-3-4-5	1.690 21	5-4-3-2-1	2.381 16	1-2-3-5-4	1.466 94	13.21	62.32
100	80	105	1-2-3-4-5	1.676 54	5-4-3-2-1	2.321 16	1-2-3-5-4	1.453 27	13.32	59.72

two layers available, is set to be 50 to 100. The maximum TAM width available tam_max is set to be 105, and the maximum test power available $power_max$ is set to be 80. Tab.5 illustrates that compared with baseline 1, our proposed stack reordering scheme can reduce test costs by around 13.77% at maximum and 13.32% more or less on average. Compared with baseline 2, the optimal order can save the test costs by around 66.33% at maximum and 62% on average.

4.4 Impact of test power

Tab.6 presents our experimental results of the impact of

test power on test cost compared with the baseline scheme in sequentially stacking. In order to analyze the impact of test TSVs on total test costs, the variable $power_max$ which means the maximum test power available, the maximum TAM width available tam_max , and the maximum number of test elevators (test TSVs) between every two layers tsv_max are set to be 50 to 80, 105, and 100. Tab. 6 illustrates that compared with baseline 1, our proposed stack reordering scheme can reduce test costs by around 14.63% in maximum and 13.71% more or less on average. Compared with baseline 2, the optimal order can save test costs by around 65.55% and 63.09% on average.

Tab. 6 Comparisons between the optimized order and baselines by varying test power

Constraint			Baseline 1		Baseline 2		Proposed		Ratio/%	
tsv_max	$power_max$	tam_max	Order	Cost	Order	Cost	Order	Cost	1	2
100	50	105	1-2-3-4-5	1.764 76	5-4-3-2-1	2.501 17	1-2-3-5-4	1.510 83	14.39	65.55
100	55	105	1-2-3-4-5	1.735 41	5-4-3-2-1	2.441 17	1-2-3-5-4	1.481 49	14.63	64.78
100	60	105	1-2-3-4-5	1.720 87	5-4-3-2-1	2.441 17	1-2-3-5-4	1.481 49	13.91	64.78
100	65	105	1-2-3-4-5	1.707 20	5-4-3-2-1	2.441 17	1-2-3-5-4	1.481 49	13.22	64.78
100	70	105	1-2-3-4-5	1.690 21	5-4-3-2-1	2.381 16	1-2-3-5-4	1.466 94	13.21	62.32
100	75	105	1-2-3-4-5	1.676 54	5-4-3-2-1	2.321 16	1-2-3-5-4	1.453 27	13.32	59.72
100	80	105	1-2-3-4-5	1.676 54	5-4-3-2-1	2.321 16	1-2-3-5-4	1.453 27	13.32	59.72

4.5 Impact of stack size

Fig. 2 depicts the mid-bond test costs of different stack orders under various stack sizes. We can see that test cost increases as the stack size increases. Furthermore, with the increase of the stack size, the optimized stack order can save much more test cost, which also proves the effectiveness and significance of the proposed stacking order for test cost reduction.




Fig. 2 Test costs of different stack orders under various stack sizes

5 Conclusion

In this paper, we propose an optimal stacking order scheme of 3D IC for mid-bond testing to reduce test costs. Due to failed bonding, if one defect occurs in a partial stack, then larger latter partial stacks will be faulty and discarded. In addition, the bottom dies will be tested repeatedly many times, thus the lower cost of testing the bottom dies helps to save the overall test cost during mid-bonding. To prove the effectiveness of the proposed stacking order, we compare two baselines stacked sequentially either in pyramid type or in inverted pyramid type.

Based on the benchmarks from ITC'02, experimental results show that for a 5-layer 3D IC, the optimal stacking order can significantly save total test costs. Furthermore, with the increase of the stack size, the optimized stack order can save much more test cost, which also proves the effectiveness and significance of the proposed stacking order on test cost reduction.

References

- [1] Agrawal M, Chakrabarty K. Test-cost modeling and optimal test-flow selection of 3D-stacked ICs [J]. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2015, **34**(9): 1523 – 1536.
- [2] Agrawal M, Chakrabarty K. Test-cost optimization and test-flow selection for 3D-stacked ICs [C]//2013 *IEEE 31st VLSI Test Symposium (VTS)*. Berkeley, CA, USA, 2013: 1 – 6. DOI: 10.1109/vts.2013.6548941.
- [3] Taouil M, Hamdioui S. Test impact on the overall die-to-wafer 3D stacked IC cost [J]. *Journal of Electronic Testing*, 2012, **28**(1): 15 – 25.
- [4] Taouil M, Hamdioui S. Stacking order impact on overall 3D die-to-wafer stacked-IC cost [C]// *IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems*. Cottbus, Germany, 2011: 335 – 340.
- [5] Liang H G, Chang H. Optimized mid-bond order for 3D stacked ICs considering failed bonding [J]. *Chinese Journal of Electronics*, 2015, **24**(2): 223 – 228. DOI: 10.1049/cje.2015.04.001. (in Chinese)
- [6] Koren I, Koren Z. Defect tolerance in VLSI circuits: Techniques and yield analysis [J]. *Proceedings of the IEEE*, 1998, **86**(9): 1819 – 1838. DOI: 10.1109/5.705525.
- [7] Chen Y, Niu D, Xie Y. Cost-effective integration of three-dimensional ICs emphasizing testing cost analysis [C]//

- IEEE International Conference on Computer-Aided Design*. San Jose, CA, USA, 2010: 471 – 476.
- [8] Deng Y D, Maly W P. 2.5-dimensional VLSI system integration [J]. *IEEE Transactions on Very Large Scale Integration Systems*, 2005, **13**(6): 668 – 677.
- [9] Krishnendu C. ITC'02 SOC test benchmarks [EB/OL]. (2008 – 08 – 22) [2017 – 05 – 20]. <http://itc02socbenchm.pratt.duke.edu>.
- [10] Hsu C Y, Kuo C Y, et al. 3D IC test scheduling using simulated annealing [C]// *International Symposium on VLSI Design, Automation, and Test*. Hsinchu, China, 2012: 1 – 4.
- [11] Jiang L, Xu Q. Yield and reliability enhancement for 3D ICs: Dissertation summary: IEEE TTTC E. J. McCluskey doctoral thesis award competition finalist [C]// *IEEE International Test Conference*. Anaheim, CA, USA, 2015: 1 – 11. DOI: 10.1109/test.2015.7342423.
- [12] Cadix L. Lifting the veil on silicon interposer pricing [EB/OL]. (2012 – 12) [2017 – 05 – 20]. <http://electroiq.com/blog/articles/2012/12/lifting-the-veil-on-silicon-interposer-pricing/>.
- [13] Wang R, Chakrabarty K, Bhawmik S. Interconnect testing and test-path scheduling for interposer-based 2.5-D ICs [J]. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2015, **34**(1): 136 – 149. DOI: 10.1109/TCAD.2014.2365097.

三维集成电路绑定中测试成本缩减的优化堆叠顺序

倪天明^{1,2} 梁华国¹ 聂牧³ 卞景昌¹ 黄正峰¹ 徐秀敏¹ 方祥圣³

(¹合肥工业大学电子科学与应用物理学院, 合肥 230009)

(²合肥学院电子信息与电气工程系, 合肥 230601)

(³合肥工业大学计算机与信息学院, 合肥 230009)

摘要:针对三维集成电路顺序堆叠测试成本高的问题,提出了一种用于绑定中测试成本降低的堆叠顺序优化方案.建立了新的测试成本模型,综合考虑了用于自动测试装备的测试时间和制造失效因素.提出了一种测试成本堆叠顺序和测试时间优化算法,通过约束测试带宽、测试功耗等条件,得到最小的测试成本和对应的最优堆叠次序.为了证明优化堆叠顺序对测试成本的影响,以金字塔型和倒金字塔型2种顺序堆叠作为比较基准并进行了比较.基于ITC'02电路,实验结果表明,对于5层的三维集成电路,在不同的约束条件下,优化的堆叠顺序测试成本相比于金字塔顺序堆叠平均可以减少13%,相对于倒金字塔顺序堆叠平均减少62%.此外,随着堆叠数目的增加,优化的堆栈顺序可节省更多的测试成本.

关键词:三维集成电路;绑定中测试成本;堆叠顺序;顺序堆叠;绑定失效

中图分类号:TP306