[1] Dai Zhisheng, Zhang Meng, Gao Xing, Tang Jiajian, et al. New scale factor correction scheme for CORDIC algorithm [J]. Journal of Southeast University (English Edition), 2009, 25 (3): 313-315. [doi:10.3969/j.issn.1003-7985.2009.03.006]

Copy

New scale factor correction scheme for CORDIC algorithm()

Share：

Journal of Southeast University (English Edition)[ISSN:1003-7985/CN:32-1325/N]

Volumn:

25

Issue:

2009 3

Page:

313-315

Research Field:

Computer Science and Engineering

Publishing date:

2009-09-30

Info

Title:

New scale factor correction scheme for CORDIC algorithm

Author(s):

Dai Zhisheng;  Zhang Meng;  Gao Xing;  Tang Jiajian

National ASIC System Engineering Research Center, Southeast University, Nanjing 210096, China

Keywords:

coordinate rotation digital computer(CORDIC)algorithm;  scale factor correction;  field-programmable gate array(FPGA)

PACS:

TP391

DOI:

10.3969/j.issn.1003-7985.2009.03.006

Abstract:

To overcome the drawbacks such as irregular circuit construction and low system throughput that exist in conventional methods, a new factor correction scheme for coordinate rotation digital computer(CORDIC)algorithm is proposed. Based on the relationship between the iteration formulae, a new iteration formula is introduced, which leads the correction operation to be several simple shifting and adding operations. As one key part, the effects caused by rounding error are analyzed mathematically and it is concluded that the effects can be degraded by an appropriate selection of coefficients in the iteration formula. The model is then set up in Matlab and coded in Verilog HDL language. The proposed algorithm is also synthesized and verified in field-programmable gate array(FPGA). The results show that this new scheme requires only one additional clock cycle and there is no change in the elementary iteration for the same precision compared with the conventional algorithm. In addition, the circuit realization is regular and the change in system throughput is very minimal.

References:

[1] Walther J S. A unified algorithm for elementary functions [C]//Spring Joint Computer Conference. Boston, USA, 1971, 38: 379-385.
[2] Chang L W, Lee S W. Systolic arrays for the discrete Hartley transform [J]. IEEE Trans Signal Processing, 1991, 39(11): 2411-2418.
[3] Maharatna K, Dhar A S, Banerjee S. A VLSI array architecture for realization of DFT, DHT, DCT and DST [J]. Signal Proc, 2001, 81(9): 1813-1822.
[4] Sima M, McGuire M, Iancu D, et al. CORDIC scenario for Kalman-based channel estimation [C]//Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing. Victoria, Canada, 2005: 165-168.
[5] Wu Cheng Shing, Wu An Yeu, Lin Chih Hsiu. A high-performance/low-latency vector rotational CORDIC architecture based on extended elementary angle set and trellis-based searching schemes [J]. IEEE Trans on Circuits and Systems—Ⅱ: Analog and Digital Signal Processing, 2003, 50(9): 589-601.
[6] Williams L, Takala J. Rotation-based adaptive equalizer architecture for high data rate CDMA systems [C]//Proc IEEE International Symposium Signal Process Information Tech. Rome, Italy, 2004: 18-21.
[7] Maharatna K, Banerjee S, Grass E, et al. Modified virtually scaling-free adaptive CORDIC rotator algorithm and architecture [J]. IEEE Trans on Circuits and Systems for Video Technology, 2005, 15(11): 1463-1474.
[8] Hu Yuhen. The quantization effects of the CORDIC algorithm [J]. IEEE Trans on Signal Processing, 1992, 40(4): 834-844.
[9] Ahmed H M. Signal processing algorithm and architectures [D]. Palo Alto: Information Systems Laboratory of Stanford University, 1982.
[10] Chu Pong P. FPGA prototyping using Verilog examples [M]. New York: Wiley Interscience, 2008: 48-51.
[11] Andraka R. A survey of CORDIC algorithms for FPGA based computers [C]//Proceedings of the 6th International Symposium on FPGAs. Monterey, USA, 1998: 191-200.

Memo

Memo:

Biographies: Dai Zhisheng(1985—), male, graduate; Zhang Meng(corresponding author), male, professor, zmeng@seu.edu.cn.
Foundation item: The National High Technology Research and Development Program of China(863 Program)(No.2007AA01Z280).
Citation: Dai Zhisheng, Zhang Meng, Gao Xing, et al. New scale factor correction scheme for CORDIC algorithm[J]. Journal of Southeast University(English Edition), 2009, 25(3): 313-315.

Common functions