[1] Zhang Hao, Li Zhiqun, Wang Zhigong,. A CMOS high-IF down-conversion mixerfor WLAN 802.11a applications [J]. Journal of Southeast University (English Edition), 2010, 26 (1): 11-16. [doi:10.3969/j.issn.1003-7985.2010.01003]

Copy

A CMOS high-IF down-conversion mixerfor WLAN 802.11a applications()

应用于无线局域网802.11a高中频下变频器的设计

Share：

Journal of Southeast University (English Edition)[ISSN:1003-7985/CN:32-1325/N]

Volumn:

26

Issue:

2010 1

Page:

11-16

Research Field:

Circuit and System

Publishing date:

2010-03-30

Info

Title:

A CMOS high-IF down-conversion mixerfor WLAN 802.11a applications

应用于无线局域网802.11a高中频下变频器的设计

Author(s):

Zhang Hao;  Li Zhiqun;  Wang Zhigong

Institute of RF- & OE-ICs, Southeast University, Nanjing 210096, China

张浩;  李智群;  王志功

东南大学射频与光电集成电路研究所, 南京 210096

Keywords:

high intermediate frequency;  mixer;  high linearity;  WLAN 802.11a;  buffer;  complementary metal oxide semiconductor transistor(CMOS)

高中频;  混频器;  高线性度;  无线局域网802.11a;  缓冲;  金属氧化物半导体

PACS:

TN402;TN432

DOI:

10.3969/j.issn.1003-7985.2010.01003

Abstract:

A low noise, high conversion gain down-conversion mixer for WLAN 802.11a applications, which adopts the high intermediate frequency(IF)topology, is presented. The input radio frequency(RF)band, local oscillator(LO)frequency band and output IF are 5.15 to 5.35, 4.15 to 4.35 and 1 GHz, respectively. Source resistive degeneration technique and pseudo-differential Gilbert topology are used to achieve high linearity, and, current bleeding technique and LC resonant loads are used to acquire a low noise figure. In addition, the mixer adopts a common-source transistor pair cross-stacked with a source follow pair(CSSF)circuit as an output buffer to enhance the mixer’s conversion gain but not deteriorate the other performances. The mixer is implemented in 0.18 μm RF CMOS(complementary metal oxide semiconductor transistor)technology and the chip area of the mixer including all bonding pads is 580 μm×1 185 μm. The measured results show that under a 1.8 V supply, the conversion gain is 10.1 dB; the input 1 dB compression point and the input-referred third-order intercept point are-3.5 and 5.3 dBm, respectively; the single side band(SSB)noise figure(NF)is 8.65 dB, and the core current consumption is 3.8 mA.

给出了一个应用于无线局域网WLAN802.11a的中低噪声、高增益的下变频器. 该下变频器采用高中频的结构, 输入的射频频率(RF)、本振(LO)频率和输出的中频频率(IF)分别为5.15~5.35, 4.15~4.35和1 GHz. 为了提高混频器的线性度, 电路采用了伪差分的吉尔伯特结构和源极电阻负反馈技术; 为了获得低的噪声系数, 混频器采用电流源注入技术和LC谐振电路作为负载. 此外, 采用了一种改进的源极跟随器输出缓冲电路, 在不恶化其他性能的情况下混频器可以达到较高的增益. 该芯片采用0.18 μm RF CMOS 工艺制作, 包含所有焊盘在内的芯片尺寸为580 μm×1 185 μm. 测试结果表明: 在1.8 V电源电压下, 消耗电流为3.8 mA, 转换增益为10.1 dB, 输入1 dB压缩点为-3.5 dBm, 输入三阶截点为5.3 dBm, 单边带(SSB)噪声系数(NF)为8.65 dB.

References:

[1] Brandolini M, Sosio M, Svelto F. A 750 mV fully integrated direct conversion receiver front-end for GSM in 90-nm CMOS [J]. IEEE Journal of Solid-State Circuits, 2007, 42(6): 1310-1317.
[2] Chen T M, Chiu Y M, Wang C C, et al. A low-power fullband 802.11a/b/g WLAN transceiver with on-chip PA [J]. IEEE Journal of Solid-State Circuits, 2007, 42(2): 983-991.
[3] Zargari M, Su D K, Yue C P, et al. A 5-GHz CMOS Transceiver for IEEE 802.11a WLAN Systems [J]. IEEE Journal of Solid-State Circuits, 2002, 37(12): 1688-1694.
[4] Terrovitis M T, Meyer R G. Intermodulation distortion in current-commutating CMOS mixers [J]. IEEE Journal of Solid-State Circuits, 2000, 34(6): 1461-1473.
[5] Darabi H, Abidi A A. Noise in RF-CMOS mixers: a simple physical model [J]. IEEE Transactions on Solid-State Circuits, 2000, 35(1): 15-25.
[6] MacEachern L A, Manku T. A charge-injection method for Gilbert cell biasing [C]//IEEE Canadian Conf Electrical and Computer Engineering. Toronto, Canada, 1998: 365-368.
[7] Soorapanth T, Lee T H. RF linearity of short-channel MOSFETs [C]//Proceedings of the First International Workshop on Design of Mixed-Mode Integrated Circuits and Applications. Cancun, Mexico, 1997: 81-84.
[8] Terrovitis M T, Meyer R G. Noise in current-commutating CMOS mixers [J]. IEEE Journal of Solid-State Circuits, 1999, 34(6): 772-783.
[9] Hossain M, Frank B M, Antar Y M. A low voltage highly linear 24 GHz down conversion mixer in 0.18-μm CMOS [J]. Microwave and Optical Technology Letter, 2007, 49(10): 2547-2552.
[10] Gharpurey R. A broadband low-noise front-end amplifier for ultra wideband in 0.13-μm CMOS [J]. IEEE Journal of Solid-State Circuits, 2005, 40(9): 1983-1986.
[11] Vidojkovic V, Tang J, Leeuwenburgh A, et al. A low-voltage folded-switching mixer in 0.18-μm CMOS [J]. IEEE Journal of Solid-State Circuits, 2005, 40(6): 1259-1264.
[12] Lee S G, Choi J K. Current-reuse bleeding mixer [J]. Electronics Letters, 2000, 36(8): 696-697.
[13] Chi Baoyong, Shi Bingxue. CMOS mixers for 2.4 GHz WLAN transceivers [J]. Chinese Journal of Semiconductors, 2003, 24(5): 472-475.
[14] Ni Ronghua, Tan Xi, Tang Zhangwen. Analysis and design of a quadrature down-conversion mixer for UHF RFID readers [J]. Chinese Journal of Semiconductors, 2008, 29(6): 1128-1135.

Memo

Memo:

Biographies: Zhang Hao(1982—), male, graduate; Li Zhiqun(corresponding author), male, doctor, professor, zhiqunli@seu.edu.cn.
Foundation item: The Science and Technology Program of Zhejiang Province(No.2008C16017).
Citation: Zhang Hao, Li Zhiqun, Wang Zhigong. A CMOS high-IF down-conversion mixer for WLAN 802.11a applications[J]. Journal of Southeast University(English Edition), 2010, 26(1): 11-16.

Common functions