[1] Wang Lidan, Li Zhiqun, Li Wei,. Design of 0.5V low-voltage phase and frequency detectorfor frequency synthesizer in wireless sensor networks [J]. Journal of Southeast University (English Edition), 2011, 27 (1): 8-12. [doi:10.3969/j.issn.1003-7985.2011.01.002]

Copy

Design of 0.5V low-voltage phase and frequency detectorfor frequency synthesizer in wireless sensor networks()

Share：

Journal of Southeast University (English Edition)[ISSN:1003-7985/CN:32-1325/N]

Volumn:

27

Issue:

2011 1

Page:

8-12

Research Field:

Information and Communication Engineering

Publishing date:

2011-03-30

Info

Title:

Design of 0.5V low-voltage phase and frequency detectorfor frequency synthesizer in wireless sensor networks

Author(s):

Wang Lidan;  Li Zhiqun;  Li Wei

Institute of RF- & OE-ICs, Southeast University, Nanjing 210096, China

Keywords:

phase and frequency detector(PFD);  low threshold transistor;  pulse latch

PACS:

TN929.5

DOI:

10.3969/j.issn.1003-7985.2011.01.002

Abstract:

Based on 0.13μm complementary metal-oxide-semiconductor(CMOS)technology, a phase and frequency detector(PFD)is designed with a low supply voltage of 0.5V for frequency synthesizers used in wireless sensor networks(WSNs). The PFD can compare the frequency and phase differences of input signals and deliver a signal voltage proportional to the difference. Low threshold transistors are used in the circuits since a power supply of 0.5V is adopted. A pulse latched structure is also used in the circuits in order to increase both the detection range of phase errors and the maximum operation frequency. In experiments, a phase error with a range from -358° to 358° is measured when the input signal frequency is 2MHz. The PFD has a faster acquisition speed compared with conventional digital PFDs. When the input signals are at a frequency of 2MHz with zero phase error, the circuits have a power consumption of 1.8〓 μW, and the maximum operation frequency is 1.25GHz.

References:

[1] Yu S-A, Kinget P R. A 0.65-V 2.5-GHz fractional-N synthesizer with two-point 2-Mb/s GFSK data modulation[J]. IEEE J Solid-State Circuits, 2009, 44(9): 2411-2425.
[2] International Technology Roadmap for Semiconductors. Radio frequency and analog/mixed-signal technologies for wireless communications[EB/OL].(2006-05)[2010-03-20]. http://www.itrs.net.
[3] Chen T C. Where CMOS is going: trendy hype versus real technology[J]. IEEE Solid-State Circuits Newsletter, 2006, 20(3): 5-9.
[4] Mehmet S, Meyer R G. Frequency limitations of a conventional phase-frequency detector[J]. IEEE Journal of Solid-State Circuits, 1990, 25(4):1019-1022.
[5] Arshak K, Abubaker O, Jafer E. Design and simulation difference types CMOS phase frequency detector for high speed and low jitter PLL[C]//Proceedings of the Fifth IEEE International Conference on Devices, Circuits and Systems. Caracas, Venezuela, 2004, 11:3-5.
[6] Johansson Henrik O. A simple pre-charged CMOS phase frequency detector[J]. IEEE Journal of Solid-State Circuits, 1998, 33(2):295-299.
[7] Thompson I, Brennan P V. Phase noise contribution of the phase/frequency detector in a digital PLL frequency synthesizer[J]. IEEE Proceedings of Circuit Devices Systems, 2003, 150(1):1-4.
[8] Partovi H, Burd R, Salim U, et al. Flow-through latch and edge-triggered flip-flop hybrid elements[C]//IEEE International Solid-State Circuits Conference on Digital Techniques. San Francisco, CA, USA, 1996, 2:138-139.
[9] Mansuri M, Lin D, Yang C K. Fast frequency acquisition phase-frequency detectors for G samples/s phase-locked loops[J]. IEEE Journal of Solid-State Circuits, 2002, 37(10):1331-1334.
[10] Chen Ming-Jer, Ho Jih-Shih, Wu Terry, et al. Back-gate forward bias method for low-voltage CMOS digital circuits[J]. IEEE Transactions on Electron Devices, 1996, 43(6):904-911.
[11] Narendra S, Tschanz J, Hofsheier J, et al. Ultra-low voltage circuits and processor in 180nm to 90nm technologies with a swapped-body biasing technique[C]//Digest of Technical Papers, 2004 IEEE International Solid-Stale Circuits Conference. San Francisco, CA, USA, 2003:156-157.
[12] Kim T, Eom H, Keane J, et al. Utilizing reverse short channel effect for optimal subthreshold circuit design[C]//IEEE International Symposium of Low Power Electronics and Design. Tegernsee, Germany, 2006, 10:127-130.

Memo

Memo:

Biographies: Wang Lidan(1985—), female, graduate; Li Zhiqun(corresponding author), male, doctor, professor, zhiqunli@seu.edu.cn.
Foundation items: The National High Technology Research and Development Program of China(863 Program)(No.2007AA01Z2A7), Program for Special Talents in Six Fields of Jiangsu Province.
Citation: Wang Lidan, Li Zhiqun, Li Wei. Design of 0.5V low-voltage phase and frequency detector for frequency synthesizer in wireless sensor networks[J].Journal of Southeast University(English Edition), 2011, 27(1):8-12.[doi:10.3969/j.issn.1003-7985.2011.01.002]

Common functions