|Table of Contents|

[1] Sun Weifeng, Sun Zhilin, Yi Yangbo, Lu Shengli, et al. Gate breakdown of high-voltage P-LDMOS and improved methods [J]. Journal of Southeast University (English Edition), 2006, 22 (1): 35-38. [doi:10.3969/j.issn.1003-7985.2006.01.008]
Copy

Gate breakdown of high-voltage P-LDMOS and improved methods()
高压P-LDMOS的栅击穿及其改进方法
Share:

Journal of Southeast University (English Edition)[ISSN:1003-7985/CN:32-1325/N]

Volumn:
22
Issue:
2006 1
Page:
35-38
Research Field:
Electronic Science and Engineering
Publishing date:
2006-03-20

Info

Title:
Gate breakdown of high-voltage P-LDMOS and improved methods
高压P-LDMOS的栅击穿及其改进方法
Author(s):
Sun Weifeng Sun Zhilin Yi Yangbo Lu Shengli Shi Longxing
National ASIC System Engineering Research Center, Southeast University, Nanjing 210096, China
孙伟锋 孙智林 易扬波 陆生礼 时龙兴
东南大学国家ASIC系统工程技术研究中心, 南京 210096
Keywords:
peak electrical field hot-carrier effect reliability
峰值电场 热载流子效应 可靠性
PACS:
TN710;TN432
DOI:
10.3969/j.issn.1003-7985.2006.01.008
Abstract:
The failure experiments of the P-LDMOS(lateral double diffused metal oxide semiconductor)demonstrate that the high peak electrical fields in the channel region of high-voltage P-LDMOS will reinforce the hot-carrier effect, which can greatly reduce the reliability of the P-LDMOS.The electrical field distribution and two field peaks along the channel surface are proposed by Tsuprem-4 and Medici.The reason of resulting in the two electrical field peaks is also discussed.Two ways of reducing the two field peaks, which are to increase the channel length and to reduce the channel concentration, are also presented.The experimental results show that the methods presented can effectively improve the gate breakdown voltage and greatly improve the reliability of the P-LDMOS.
高压P-LDMOS的失效实验分析表明其沟道区的高峰值电场会导致沟道区的热载流子效应, 从而将降低高压P-LDMOS的可靠性.借助半导体器件专业软件Tsuprem-4和Medici的模拟给出了高压P-LDMOS沟道区的电场分布情况, 模拟结果显示在沟道区存在2个峰值电场, 讨论了产生这2个峰值电场的原因, 同时给出了降低这2种峰值电场的有效方法——适当增加沟道的长度和降低沟道区的浓度.实验结果表明采用这2种方法优化得到的高压P-LDMOS的栅击穿电压得到了很大的提高, 同时P-LDMOS的可靠性也得以大幅提高.

References:

[1] Baliga B J.Trends in power semiconductor devices[J].IEEE Transactions on Electron Devices, 1996, 43(10):1717-1731.
[2] Finco S, Behrens F H, Castro Simas M I.Smart power IC for DC-DC low power regulation [C]//Industry Applications Society Annual Meeting.1992: 1204-1211.
[3] Sun Weifeng, Wu Jianhui, Yi Yangbo, et al. High-voltage power integrated circuit technology using bulk-silicon for plasma display panels data driver IC [J].Microelectronic Engineering, 2004, 71(1):112-118.
[4] Kim Jongdae, Tae Moon Roh, Kim S-G, et al.High-voltage power integrated circuit technology using SOI for driving plasma display pannels [J].IEEE Transactions on Electron Devices, 2001, 48(6):1256-1263.
[5] Blochl Peter E, Stathis James H.Aspect of defects in silica related to dielectric breakdown of gate oxide in MOSFETs [J].Physica B, 1999, 273-274:1022-1026.
[6] Manzini S, Gllerano A.Avalanche injection of hot holes in the gate oxide of LDMOS transistors [J].Solid-State Electronics, 2000, 44(7):1325-1330.
[7] Wong H, Poon M C.Study of MOS gate dielectric breakdown due to drain avalanche breakdown [J].Microelectronics Reliability, 1998, 38(3):1433-1438.
[8] Appels J A, Vaes H M L.High voltage thin layer devices(RESURF devices)[C]//IEEE IEDM Tech Digest.Washington, DC, 1979: 238-241.

Memo

Memo:
Biographies: Sun Weifeng(1977—), male, graduate;Shi Longxing(corresponding author), male, doctor, professor, lxshi@seu.edu.cn.
Last Update: 2006-03-20