[1] He Xiaohu, Hu Qingsheng,. Design of 0.18 μm CMOS programmable frequency dividerbased on standard cells [J]. Journal of Southeast University (English Edition), 2007, 23 (1): 31-34. [doi:10.3969/j.issn.1003-7985.2007.01.007]

Copy

Design of 0.18 μm CMOS programmable frequency dividerbased on standard cells()

Share：

Journal of Southeast University (English Edition)[ISSN:1003-7985/CN:32-1325/N]

Volumn:

23

Issue:

2007 1

Page:

31-34

Research Field:

Circuit and System

Publishing date:

2007-03-30

Info

Title:

Design of 0.18 μm CMOS programmable frequency dividerbased on standard cells

Author(s):

He Xiaohu;  Hu Qingsheng

Institute of RF- & OE-ICs, Southeast University, Nanjing 210096, China

Keywords:

programmable frequency divider;  frequency synthesizer;  standard cells;  CMOS

PACS:

TN453

DOI:

10.3969/j.issn.1003-7985.2007.01.007

Abstract:

The design of a programmable frequency divider, which is one of the components of the phase-locked loop(PLL)frequency synthesizer for transmitter and receiver in IEEE 802.11a standard, is investigated.The main steps in very large-scale integration(VLSI)design flow such as logic synthesis, floorplan and placement & routing(P & R)are introduced.By back-annotating the back-end information to the front-end design, the custom wire-load model is created and used for optimizing the design flow under deep submicron technology.The programmable frequency divider is implemented based on Artisan TSMC(Taiwan Semicoductor Manufacturing Co. Ltd.)0.18 μm CMOS(complementary metal-oxide-semiconductor)standard cells and fabricated.The chip area is 1 360.5 μm² and can work in the range of 100 to 200 MHz.The measurement results indicate that the design conforms to the frequency division precision.

References:

[1] Rana Ram Singh.Dual-modulus 127/128 FOM enhanced prescaler design in 0.35 μm CMOS technology [J].IEEE Journal of Solid-State Circuits, 2005, 40(8):1662-1670.
[2] Hung C M, Kenneth K O.A fully integrated 1.5 V 5.5 GHz CMOS phase-locked loop [J].IEEE Journal of Solid-State Circuits, 2002, 37(4):521-525.
[3] Lee Thomas H, Samavati Hirad, Rategh Hamid R.5 GHz CMOS wireless LANs [J].IEEE Transactions on Microwave Theory and Techniques, 2002, 50(1):268-279.
[4] Hung C M, Floyd B A, Kenneth K O.A fully integrated 5.35 GHz CMOS VCO and a prescaler [C]//Dig Papers 2000 IEEE RFIC Symp.Boston, MA, 2002:69-72.
[5] Yu X P, Do M A, Jia L, et al.Design of a low power wide-band high resolution programmable frequency divider [J].IEEE Transactions on VLSI Systems, 2005, 13(9):1098-1103.
[6] Tournier É, Sié M, Graffenil J.High-speed dual-modulus prescaler architecture for programmable digital frequency dividers [J].IEE Electronics Letters, 2001, 37(24):1433-1434.
[7] Yang C Y, Dehng G K, Liu S I.High-speed divide-by-4/5 counter for a dual modulus prescaler[J].Electronics Letters, 1997, 30(20):1691-1692.
[8] Chang Byungsoo, Park Joonbae, Kim Wonchan.A 1.2 GHz CMOS dual modulus prescaler using new dynamic D-type flip-flops [J]. IEEE Journal of Solid-State Circuits, 1996, 31(5):749-752.
[9] Synopsys, Inc. Design Compiler reference manual.2002.
[10] He Xiaohu, Hu Qingsheng, Xiao Jie.An example of back-end design for ASIC in deep submicron technology [J].China Integrated Circuit, 2006(8):37-42.(in Chinese)
[11] Synopsys, Inc. Floorplan Manager user guide.2002.

Memo

Memo:

Biographies: He Xiaohu(1981—), male, graduate;Hu Qingsheng(corresponding author), female, doctor, professor, qshu@seu.edu.cn.

Common functions